Von Neumann Architecture

From Wikipedia, the free encyclopedia
Jump to: navigation, search

Von Neumann Architecture or the Von Neumann Model is a computer design description by mathematician and physicist John von Neumann and others. It describes a design an electronic digital computer with subsections of a processing unit including an arithmetic logic unit, processor registers, a control unit that has the instruction register and program counter, memory to store both data and instructions, and input and output devices. This term has come to mean a stored-program computer where the "instruction fetch", the step getting the instruction from memory, and a data operation, the instruction actually happening, cannot be done at the same time because of they use the same bus. This limit is called the Von Neumann Bottleneck.

Early Von Neumann Computers[change | change source]

These are some examples of Von Neumann Model Computers.

  • EDSAC
  • Manchester Mark 1
  • EDVAC
  • IAS machine
  • ORACLE

Evolution[change | change source]

Through the 1960's and 1970's computers became smaller and faster, leading to improvements in the design. The is sometimes called "streamlining" the design.

Von Neumann Bottleneck[change | change source]

The common bus used by the program meomory and data memory creates what is called the Von Neumann Bottleneck, which is the limit of the data transfer rate between the CPU and memory. Because the program and data cannot be accessed at the same time, the data transfer rate is smaller than the rate the CPU can work, limiting the effective processing speed of the CPU. It is made to wait for the data it needs to be moved to or from memory.